The 74LS166 is an 8-Bit Shift Register. Designed with all inputs buffered, the drive requirements are lowered to one 74LS standard load. By utilizing input clamping diodes, switching transients are minimized and system design simplified. The LS166 is a parallel-in or serial-in, serial-out shift register and has a complexity of 77 equivalent gates with gated clock inputs and an overriding clear input. The shift/load input establishes the parallel-in or serial-in mode. When high, this input enables the serial data input and couples the eight flip-flops for serial shifting with each clock pulse. Synchronous loading occurs on the next clock pulse when this is low and the parallel data inputs are enabled. Serial data flow is inhibited during parallel loading. Clocking is done on the low-to-high level edge of the clock pulse via a two input positive NOR gate, which permits one input to be used as a clock enable or clock inhibit function. Clocking is inhibited when either of the clock inputs are held high, holding either input low enables the other clock input. This will allow the system clock to be free running and the register stopped on command with the other clock input. A change from low-to-high on the clock inhibit input should only be done when the clock input is high. A buffered direct clear input overrides all other inputs, including the clock, and sets all flip-flops to zero.

Features :-

• Synchronous Load
• Direct Overriding Clear
• Parallel to Serial Conversion

Specifications :-

• Supply Voltage : 4.75 - 5.25V
• Input HIGH Voltage : 2.0V
• Input LOW Voltage : 0.8V
• Input Clamp Diode Voltage : -1.5V
• Output HIGH Voltage : 3.5V
• Output LOW Voltage : 0.35V
• Short Circuit Current : -100mA

Package Includes :- 

1 X 74LS166 8-Bit Shift Register Digital IC (74166) DIP-16 Package